

CLIPPEDIMAGE= JP401036036A  
PAT-NO: JP401036036A  
DOCUMENT-IDENTIFIER: JP 01036036 A  
TITLE: DETECTION OF DEFECTIVE MOUNTING OF CHIP COMPONENT

PUBN-DATE: February 7, 1989

INVENTOR-INFORMATION:

NAME  
YASUI, TAKAYUKI

ASSIGNEE-INFORMATION:

NAME	COUNTRY
NEC CORP	N/A

APPL-NO: JP62190112  
APPL-DATE: July 31, 1987

INT-CL (IPC): H01L021/52; H01L021/68  
US-CL-CURRENT: 438/17

ABSTRACT:

PURPOSE: To easily and surely detect defective mounting of a chip component such as omission, displacement, detachment or the like by a method wherein an adhesive mixed with a fluorescent agent is coated on a part to mount the chip component and the existence of fluorescence is observed in a darkroom.

CONSTITUTION: A recessed part 5 to house a substrate 1 is made on an upper face of a darkroom 4. An adhesive 2 is coated on a part to mount a chip component 3 on the substrate 1. The chip component 3 is pressed onto the part to mount the component and coated with the adhesive 2. The substrate 1 where the chip component 3 is mounted is housed in the recessed part 5 of the darkroom 4 and is observed visually from an upper part of the recessed part 5. During this process, if the chip component 3 is mounted on the prescribed part, the chip component 3 covers the adhesive 2 and the fluorescence of the adhesive 2 is shut off and cannot be confirmed visually; it is detected that no defective

mounting exists. To the contrary, if the chip component 3 is detached as indicated by B, the adhesive 2 is exposed on the surface of the substrate 1, its fluorescence can be confirmed visually, and the defective mounting can be detected.

COPYRIGHT: (C)1989,JPO&Japio

## ⑫ 公開特許公報(A) 昭64-36036

⑬ Int. Cl.

H 01 L 21/52  
21/68

識別記号

庁内整理番号

Z-8728-5F  
G-7454-5F

⑭ 公開 昭和64年(1989)2月7日

審査請求 未請求 発明の数 1 (全3頁)

⑮ 発明の名称 チップ部品の搭載不良検出方法

⑯ 特 願 昭62-190112

⑰ 出 願 昭62(1987)7月31日

⑱ 発 明 者 安 井 孝 行 東京都港区芝5丁目33番1号 日本電気株式会社内

⑲ 出 願 人 日本電気株式会社 東京都港区芝5丁目33番1号

⑳ 代 理 人 弁理士 渡辺 喜平

## 明 細 書

## 1. 発明の名称

チップ部品の搭載不良検出方法

## 2. 特許請求の範囲

チップ部品を搭載したチップ部品の搭載部位に蛍光剤を混入した接着剤が塗布された基板を、暗室に収納して蛍光の有無を観察することを特徴とするチップ部品の搭載不良検出方法。

## 3. 発明の詳細な説明

## 〔産業上の利用分野〕

本発明は、チップ部品を基板に搭載する際、チップ部品の搭載もれ、ずれ、脱落等の搭載不良を検出する方法に関する。

## 〔従来の技術〕

従来、この種のチップ部品の搭載不良を検出する方法は、基板に搭載するチップ部品のパターンに応じたマスクを用いて行なっていた。すなわち、第2図に示すように、チップ部品3が搭載さ

れた基板1に、チップ部品3の基板1への搭載部位に対応する部位に検出孔6が穿設されたマスク7を被せ、このマスク7を介して基板1を目視により観察して検出していた。

例えば、図においてチップ部品3の搭載部位Aにチップ部品が脱落して搭載されていないとすると、対応する検出孔6を介してチップ部品3を確認することができず、搭載部位Aにチップ部品3の搭載不良が発生したことを検出できる。

## 〔解決すべき問題点〕

上述した従来のチップ部品の搭載不良検出方法は、各基板1のチップ部品3の搭載パターン毎にマスクを作製しなければならず、経済的でないという問題点があった。また、マスク7の位置合せを正確に行なわなければならず、検出作業が面倒であるという問題点があった。

本発明は上記の問題点にかんがみてなされたもので、蛍光剤を混入した接着剤でチップ部品を基板に接着した後、この基板を暗室に収納して観察

し蛍光の有無を確認することにより、簡単かつ安価なチップ部品の搭載不良検出方法の提供を目的とする。

〔問題点の解決手段〕

上記目的を達成するため本発明のチップ部品の搭載不良検出方法は、チップ部品を搭載したチップ部品の搭載部位に蛍光剤を混入した接着剤が塗布された基板を、暗室に収納して蛍光の有無を観察する方法としてある。

〔実施例〕

次に、本発明の一実施例について第1図を参照して説明する。

第1図は本発明の一実施例に用いる装置の斜視図である。この図において、1は基板で、この基板1には、基板1表面に塗布され、かつ蛍光剤が混入された接着剤2を介してチップ部品3が搭載されている。4は暗室で、この暗室4の上面には、基板1を収納するための凹部5が穿設されている。

なお、蛍光量の観察は、センサ等を用いて自動的に行なうことも可能である。

〔発明の効果〕

以上説明したように本発明は、蛍光剤を混入した接着剤をチップ部品搭載部位に塗布し、暗室で蛍光の有無を観察することにより、容易かつ確実にチップ部品のもれ、ずれ、脱落等の搭載不良を検出でき、しかも、安価であるという効果がある。

4. 図面の簡単な説明

第1図は本発明の一実施例に用いる装置の斜視図、第2図は従来例に用いる装置の斜視図を示す。


- 1・・・基板                      2・・・接着剤  
3・・・チップ部品              4・・・暗室

以上のような装置において、チップ部品3の搭載不良を検出するには、まず、基板1のチップ部品3の搭載部位に接着剤2を塗布する。次に、この接着剤2が塗布された搭載部位にチップ部品3を打ち込む。そして、チップ部品3が搭載された基板1を、暗室4の凹部5に収納し、凹部5上方から目視観察する。


このとき、チップ部品3が所定の搭載部位に搭載されていると、チップ部品3が接着剤2を被い接着剤2の蛍光は遮ぎられ、目視により確認されず搭載不良が無いことが分かる。これに対し、たとえば図中B部のようにチップ部品3が脱落していると、接着剤2は基板1表面に露出状態となり、その蛍光は目視により確認され搭載不良が検出される。また、チップ部品3が所定の搭載部位からずれているときは、接着剤2が部分的に基板1表面に露出し、その蛍光の量でチップ部品3が所定の搭載部位よりずれて搭載されていることが検出できる。

代理人 弁理士 渡辺 喜平

第 1 図



第 2 図



# STIC Translation Branch Request Form for Translation

Phone: 308-0881 Crystal Plaza 3/4, Room 2C15 <http://ptoweb/patents/stic/stic-transhome.htm>

SPE Signature Required for RUSH

Information in shaded areas is required -

Fill out a separate Request Form for each document

PTO 2003-2401

S.T.I.C. Translations Branch

U. S. Serial No. : 09 763421  
 Requester's Name: Eugene Lee Phone No. : 305 5695  
 Office Location: CPY 4686 Art Unit/Org. : 2815  
 Is this for the Board of Patent Appeals? no  
 Date of Request: 2/4/03  
 Date Needed By: 4/4/03  
 (Please indicate a specific date)

## Document Identification (Select One):

Note: If submitting a request for patent translation, it is not necessary to attach a copy of the document with the request.

If requesting a non-patent translation, please attach a complete, legible copy of the document to be translated to this form and submit it at your EIC or a STIC Library.

1. ☒ Patent Document No. 64-36036  
 Country Code JPO  
 Publication Date Feb 7 1989  
 Language Japanese  
 No. of Pages \_\_\_\_\_ (filled by STIC)


2. ☐ Article

Author \_\_\_\_\_  
 Language \_\_\_\_\_  
 Country \_\_\_\_\_

3. ☐ Other

Type of Document \_\_\_\_\_  
 Country \_\_\_\_\_  
 Language \_\_\_\_\_

Translations Branch  
 The world of foreign prior art to you.



To assist us in providing the most cost effective service, please answer these questions:

- > Will you accept an English Language Equivalent? Y (Yes/No)
- > Would you like to review this document with a translator prior to having a complete written translation? Y (Yes/No)  
 (Translator will call you to set up a mutually convenient time)
- > Would you like a Human Assisted Machine translation? Y (Yes/No)  
 Human Assisted Machine translations provided by Derwent/Schreiber is the default for Japanese Patents 1993 onwards with an Average 5-day turnaround.

KKI LSC 3.24.03 just want a translation of the whole patent (i.e. claims, spec, etc.)

## STIC USE ONLY

### Copy/Search

Processor: \_\_\_\_\_  
 Date assigned: \_\_\_\_\_  
 Date filled: \_\_\_\_\_  
 Equivalent found: (Yes/No) \_\_\_\_\_

Doc. No.: \_\_\_\_\_  
 Country: \_\_\_\_\_

### Translation

Date logged in: 3.4.03  
 PTO estimated words: 1093  
 Number of pages: 4  
 In-House Translation Available: \_\_\_\_\_

### In-House:

Translator: AS  
 Assigned: \_\_\_\_\_  
 Returned: 2-21-03

### Contractor:

Name: \_\_\_\_\_  
 Priority: \_\_\_\_\_  
 Sent: \_\_\_\_\_  
 Returned: \_\_\_\_\_



PTO: 2003-2401

Japanese Published Unexamined Patent Application (A) No. 64-036036, published February 7, 1989; Application Filing No. 62-190112, filed July 31, 1987;  
Inventor(s): Takayuki Yasui; Assignee: Nippon Electric Corporation; Japanese Title: Defective Chip-Mounting Detection Method

---

## DEFECTIVE CHIP-MOUNTING DETECTION METHOD

### CLAIM(S)

A detection method for defective chip-mounting characterized in that a substrate, which is mounted with a chip and whose chip-mounting location is coated with an adhesive containing a fluorescent agent, is accommodated in a dark room to observe the presence or absence of the fluorescent light.

### DETAILED DESCRIPTION OF THE INVENTION

#### (Field of Industrial Application)

The present invention pertains to a detection method for defective chip-mounting on a substrate, such as failure to mount, displacement, falling of chips.

#### (Prior Art)

The prior art detection method for defective chip-mounting used a mask corresponding to a pattern of chip to be mounted on a substrate. As shown in Fig. 2, mask 7, in which is made detection hole 6 at the location corresponding to the chip-mounting location of the substrate 1, is put on the substrate 1 on which chip 3 is mounted, and via this mask 7, the substrate 1 is detected by visual observation.

For example, in the figure, if a chip falls and is not mounted at the location A where the chip 3 should be mounted, the presence of chip 3 cannot be confirmed via the corresponding detection hole 6, by which can be detected that defective mounting of chip 3 has occurred to the mounting location A.

(Problems of the Prior Art to Be Addressed)

With the prior art defective chip-mounting detection method, a mask needs to be made per each pattern of the chip 3 on each substrate 1, which is not economical. Also, the mask needs to be positioned accurately, which makes the detection operation tedious.

The present invention, to solve the aforementioned problems, attempts to present a simple and inexpensive defective chip-mounting detection method by bonding a chip to a substrate with an adhesive mixed with a fluorescent agent, accommodating said substrate in a dark room, and by confirming the presence or absence of the fluorescent light.

(Means to Solve the Problems)

To accomplish the aforementioned objective, a detection method of defective chip-mounting uses a method, wherein a substrate, on which is mounted a chip, and whose chip-mounting location is coated with an adhesive containing a fluorescent agent, is accommodated in a dark room to observe the presence or absence of the fluorescent light.



(Embodiment)

Fig. 1 shows one embodiment example of the present invention.

Fig. 1 shows an oblique view of the device used for the embodiment example of the present invention. In the figure, 1 indicates the substrate, on which is mounted chip 3 via adhesive 2 which contains a fluorescent agent and which is coated on the surface of the substrate. In the figure, 4 indicates the dark room, on top of which is made cavity 5 for accommodating the substrate 1.

To detect the defective mounting of a chip 3 by using the device thus structured, adhesive 2 is coated on the chip-mounting location of the substrate 1. Subsequently, the chip 3 is pressed against the mounting location where the adhesive 2 is coated. Then, the substrate 1 mounted with chip 3 is accommodated in the cavity 5 of the dark room 4 and is visually observed from above the cavity 5.

At this time, if the chip 3 is mounted at the prescribed mounting location, the chip 3 will cover the adhesive 2 and the fluorescent light is blocked, therefore, cannot be visually confirmed, which proves that the defective chip-mounting has not occurred. By contrast, if the chip 3 has fallen, as shown by B in the figure, the adhesive 2 is exposed on the surface of the substrate 1, so the fluorescent light is visually confirmed, which proves that defective mounting of a chip has occurred. When the chip is displaced from the prescribed location, the adhesive 2 is partially exposed on the surface of the substrate, so the amount of the fluorescent light indicates that the chip 3 is displaced from the prescribed mounting location.

In addition, the amount of the fluorescent light can be automatically observed by using a sensor.

(Advantage)

As explained above, in the present invention, by coating an adhesive containing a fluorescent agent on the chip-mounting location and by observing the presence or absence of the fluorescent light in the dark room, defective chip-mounting, such as a failure to mount a chip, its displacement of a chip, falling of a chip, can be detected by easily and surely. In addition, the method of the present invention comes with an advantage of low cost.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows an oblique view of the device used for one embodiment example of the present invention. Fig. 2 shows an oblique view of the device used for the prior art example.

1. substrate
2. adhesive
3. chip
3. dark room

Translations  
U.S. patent and Trademark Office <sup>ice</sup>  
3/21/03  
Akiko Smith